



MD IFTAKHAR KABIR SAKUR

25th BATCH

COMPUTER AND COMMUNICATION ENGINEERING

International Islamic University Chittagong

COURSE CODE: CCE-2411

COURSE TITLE: DIGITAL LOGIC DESIGN

COURSE TEACHER:

PROF. RAZU AHMED

CEE-24111

Digital Logic Design

Digital Electronics:-

Branch of electronic deals with Digital Circuit. Digital Circuit handle digital signal that accepts only two distinct value.

High & Low or Binary 1 or 0.

DLD is foundational to the fields of Electrical Engineering & Computer Engineering.

These characteristics may involve power, current, Logical Function, protocol & user input. DLD used to develop hardware, (Circuit boards & Microchip processors).

This hardware processes (User Input, System protocol, & other data in computers, Navigational

Cell phones or other high-tech systems.

Analog:- A quantity that has continuous values.

Examples:- Air temperature (quantities that can't change abruptly, instantaneously)

Digital:- A quantity that has discrete values.

Examples:- Air temperature sampled at a given period.

⊛ Digital data can be processed & transmitted more efficiently & reliably than analog data.

→ Digital Data requires less space

→ Digital Data reduces noise

Digital Signals:-

⇒ Through digitizing process:

→ Analog signals as input

→ Sampling (at certain frequency rates)

→ Quantization

→ Digital Signals

An Analog Electronic System.

Original
Sound waves

→ Microphone → Audio Signal

Reproduced
Sound
waves

Amplified
Audio
Signal


Linear
Amplifier

←

←

①

A System Using Digital & Analog Methods



Binary Digits

→ High (1) & Low (0)

→ positive Logic: 1 is High
0 is Low

→ Negative Logic: 0 is HIGH
1 is LOW

→ HIGH & LOW are actually representing voltage level.

⑦ Codes :- groups of bits □ to represent Numbers, symbols, etc.

Logic Levels

=> The voltages to represent a 1 & 0.

HIGH:- within a specified minimum & maximum high voltage value.

Low:-


within a specified minimum & maximum

low voltage value.

Example:-

CMOS type IC - HIGH: (2, 3.3) V



Low: (0, 0.8) V



Digital Waveforms

⇒ Consists of voltage level that are changing back and forth between HIGH & LOW levels.

There are positive-going & Negative-going pulses.



More about Digital waves

□ pulse (ideal case):-

leading & trailing

• Leading edges:-

This can be rising or falling edge depending on the pulses type.


It starts at time t_0 .

• Trailing Edges:-

This can be rising or falling edge depending on the pulses type.

This edge occurs at time t_1 .

Non-ideal pulse (NO Ideal case)



Height measured between HIGH & LOW (or vice versa)
It is measured within 10% to 90% of pulse

Rise time
(Time required to go from Low to HIGH)

Fall Time
(Time required to go from HIGH to Low)

Overshoot :- Saturation

Ringing :-

Droop :-

*Duration of pulse measured at 50% points on the rising and falling edges.

waveform characteristics

pulse Trains:-

Series of pulses can be found in Digital Systems are called as pulse Trains.



This can be classified as periodic & Non-periodic (A waveform does not repeat itself at a fixed interval).

periodic:- Repeating the same waveform at a fixed intervals.

⊕ Total of time that a waveform repeat itself is called period.

⊕ Rate of how many times a waveform repeats itself.

Duty Cycle:- Ratio of the pulse width to the period in percentage.



period = $T_1 = T_2 = T_3 = T_4$ Nonperiodic

periodic

(*)

Duty cycle:-

$$T = 1/f$$

$$\text{OR, } f = 1/T$$

So Duty cycle = $\frac{tw}{T} \times 100\%$

Bit time:- Each bit in a sequence

occupies a defined time interval.

clock:- A basic timing waveform that is used to synchronize all waveforms in digital systems.

Timing Diagrams:-

A graph of digital waveforms showing the actual time relationship of two or more waveforms, and how each waveform changes in relation to the others.


clock

→ Must be periodic

→ Used to synchronize all waveforms in digital systems.

→ Each interval between pulses in clock equals the time for one bit.

& clock does not carry any information itself.




BIT Sequence represented by waveform A

Timing Diagram

The states of all waveforms at any specified time. The exact time a waveform changes relative to other waveforms.

In the ex for an example:-

Figure of Timing Diagram



Data Transfer

- Groups of bits that convey some type of information.
- Binary data which are represented by digital waveforms are called Digital System.
- To make sure digital systems work

accordingly Method of transfer

→ Serial

→ parallel

Serial Transfer

Data are transferred in serial form from one point to another.

During the time interval from t_0 to t_1 the first bit is transferred.

As the data have to be transferred one by one the speed is slow. Requires only one line.

Parallel Transfer


Data are transferred in parallel form from one point to another.

All bits in a group are sent out on separate lines simultaneously.


A few bits can be sent at one time.

Requires a few lines.

	Serial	Parallel
Transfer Type	Serial	Parallel
Speed	Slow	Fast
Cost	Low (Good)	High (NOT Good)



Serial transfer of 8 bits of binary data from Computer to modem. Interval to t_7 is first.



Basic Logic Operations

1850 → George Boolean (Irish Logician & Mathematician)

He developed a mathematical system for formulating logic statements with symbols so that problems can be written & solved in a manner similar to ordinary algebra.

Basic Logic Operations are:-

NOT, AND and OR

NOT Gate:-

One input, one output


→ It is also known as inverter

→ The output will always be opposite to the input.


⊗ Operation that changes one logic level to the opposite logic level.

~~NOT~~
~~NOT~~

NOT Gate






AND Gate



\Rightarrow Output: one






(*) Operation produces a HIGH output only when all the inputs are HIGH



OR Gate

Input can be at least two and output is one. (0) was (1) HIGH

⇒ operation produces a HIGH output when one or more inputs are HIGH.



Chapter-02

PdF: Lecture 4

(Combinational Logic Circuits)

Binary Logic:-

Take two variables discrete values. It deals with binary variables.

~~AND~~

AND $\rightarrow xy$ or $x \cdot y$

x	y	xy
0	0	0
1	0	0
0	1	0
1	1	1

OR $\rightarrow x+y$

x	y	x+y
0	0	0
0	1	1
1	0	1
1	1	1





NOT $\rightarrow x'$

x	x'
1	0
0	1



Logic Gate

Each of basic operations can be implemented in hardware using a logic gate.

- Symbols for each of the logic gates are shown below



Orates More than two inputs



Boolean Function:-

$$F(x, y, z) = (x + y')z + x'$$

→ (x, y, z) are the input variables. Representing

0 & 1.

→ The function above has four literals:

x, y', z & x'

→ NOT has the highest precedence

→ Fully parenthesized, the function above

would be kind of messy:-

$$F(x, y, z) = \left(\left((x + y') \right) z \right) + x'$$

Truth Table

⇒ A truth table shows all possible inputs & outputs of a function.

Remember that each input variable represents either 1 or 0.

There are only finite number of values (1 & 0), Truth table themselves are finite.

$$F(x, y, z) = (x + y)z + x'$$

$$F(0, 0, 0) = (0 + 0)0 + 1 = 0$$

$$F(0, 0, 1) = (0 + 0)1 + 1 = 1$$

$$F(0, 1, 0) = (0 + 1)0 + 1 = 1$$

$$F(1, 0, 0) = (1 + 0)0 + 0 = 0$$

$$F(1, 0, 1) = (1 + 0)1 + 0 = 1$$

$$F(0, 1, 1) = (0 + 1)1 + 1 = 1$$

$$F(1, 1, 0) = (1 + 1)0 + 0 = 0$$

$$F(1, 1, 1) = (1 + 1)1 + 0 = 1$$

Rules & Regulation OF DLD Circuit

	00	01	11	00
0	1	1	0	1
1	1	0	0	0


7408- IC (মেজাবে Draw করতে হবে)

① Not gate :- 1 no. input → 2 no. output
3 " " → 4 no "

① And gate :- 1 no & 2 no port এ Input
→ 3 no port এ output

Or gate এও সঠিক

IC এর সকেট :-



→ মেজাবে IC এর কন্ট্রোল

⇒ Output এর চিহ্ন LED বা output এর মাধ্যমে পুজা
স্বাক্ষর।

Switch

द्वार Terminal

⇒ Left one → 1 → positive

⇒ Right one → 2 → Negative


⇒ Common के आकार IC Circuit का

जाये सूखे।

⇒ Resistor use करे हम IC Circuit बाँधला

करे।


जिस से हम बाँधे करे



Expressions and circuitry

⇒ (मकोने Boolean Expression can be converted into a circuit by combining basic gates.

$$\Rightarrow (x+y') \cdot z + x'$$



Boolean Algebra

A set of elements B , which needs at least two elements $(0 \ \& \ 1)$

⇒ Two binary (two-argument) operations OR and AND.

⇒ A unary (one-argument) NOT.

OR = +

AND = \cdot

- 7, 8, 9, 16, 17 axioms deal with complement operation
- 3, 6, 15 (specially 15) are different from regular Algebra.

The axioms below must always be true

$\boxed{1} \ x + 0 = x$ $\boxed{2} \ x + 1 = 1$ $\boxed{3} \ x + x = x$

$\boxed{1} \ x + 0 = x$

$\boxed{2} \ x \cdot 1 = x$

$\sqrt{\boxed{3}} \ x + 1 = 1$

$\boxed{4} \ x \cdot 0 = 0$

$\boxed{5} \ x + x = x$

$\sqrt{\boxed{6}} \ x \cdot x = x$

$\boxed{7} \ x + x' = 1$

$\boxed{8} \ x \cdot x' = 0$

$\boxed{9} \ (x')' = x$

$\boxed{10} \ x + y = y + x$

$\boxed{11} \ xy = yx \rightarrow$ Commutative

$\boxed{12} \ x + (y + z) = (x + y) + z$

$\boxed{13} \ x(yz) = (xy)z$

Associative

$\boxed{14} \ x(y + z) = xy + xz$

$\sqrt{\boxed{15}} \ x + yz = (x + y)(x + z)$

Distributive law

$\boxed{16} \ (x + y)' = x'y'$

$\boxed{17} \ (xy)' = x' + y'$

De Morgan

* Exchange all ANDs with ORs and 0s with 1s.

* The duality principle of Boolean Algebra:-

A boolean equation remains valid if we take the dual of the expression on both side of the equal signs.

Axioms Real?

yes they are

DeMorgan's Theorem :-

x	y	x+y	(x+y)'
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

x	y	x'	y'	x'y'
0	0	1	1	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	0

As both are same, this shows that (x+y)' & x'y' are equivalent.

$$x_1 + x_2 + x_3 + \dots + x_n = \overline{x_1} \overline{x_2} \dots \overline{x_n}$$

Simplification with axioms

$$\begin{aligned} & x'y' + xyz + x'y \\ &= x'(y+y') + xyz \quad [x'y' + x'y = x'(y'+y)] \\ &= x' \cdot 1 + xyz \quad [\because y+y' = 1] \\ &= x' + xyz \\ &= (x' + x)(x' + yz) \quad [\text{Distributive}] \\ &= 1 \cdot (x' + yz) \quad [\because (x' + x) = 1] \end{aligned}$$

	x'	x	y	y'	z
$x'y'$	1	0	1	0	0
xyz	0	1	1	0	1
$x'y$	0	1	0	1	0
$x' + yz$	1	1	1	1	1

$(x' + yz)$	$x' + x$	x	y	y'	z
1	0	0	0	0	0
0	1	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	1



Comparing Two Circuits

⇒ In general the one with fewer gates is "better" :-

⇒ It costs less to build


⇒ It requires less power

⇒ But



Prime & Bar are same

if you input all lower bits
 $\Rightarrow x'yz + x'yz' + xz$



Some more laws

- 1] $x + xy = x$
- 2] $xy + xy' = x$
- 3] $x + x'y = x + y$
- 4] $x(x+y) = x$
- 5] $(x+y)(x+y') = x + y$
- 6] $x(x+y) = xy$

maths [Consensus Theorem]

$xy + x'z + yz = xy + x'z$ on its dual

$(x+y)(x'+z)(y+z) = (x+y)(x'+z)$

\Rightarrow

$xy + x'z + yz = xy + x'z + yz(x+x')$

$(x+y+z)(x'+y+z) = xy + x'z + xyz + x'y z$

$xy + xyz + x'z + x'yz$

$= xy(1+z) + \frac{x'z}{x}(\frac{1+y}{y})$

$= xy + x'z$

The Complement of a function

মেখানো 0 হবে - মেখানো 1 হবে

মেখানো 1 হবে 0 হবে
 $(s+x)(y+z) = (s+x)(s+x)(y+z)$

$f(x, y, z) = x + xyz$

$(x+y+z) + s(x+y+z) = s(x+y+z) + s(x+y+z)$

x	y	z	f(x, y, z)	→	f'(x, y, z)
---	---	---	------------	---	-------------

$s(x+y+z) + s(x+y+z) + s(x+y+z) =$

$(s+x)(y+z) + (s+x)(y+z) + (s+x)(y+z)$
 [মেখানো 0 হবে মেখানো 1 এবং
 মেখানো 1 হবে মেখানো 0
 বসাতে হবে]

যাও এটা হলো Complement of a function.

A Dual: - A Function is said to be self dual if and only if its dual is equivalent to the given function. If a given function is $F(x, y, z) = (xy + yz + zx)$ then its dual is $F_d(x, y, z) = (x + (y+z))(y+z)$

Complementing a Function Algebraically

De Morgan's law can be used to keep

"pushing" the complementing inwards.

$$F(x, y, z) = x(yz' + yz)$$

$$F'(x, y, z) = (x(yz' + yz))'$$

$$= x' + (yz' + yz)'$$

$$= x' + (y'z) + (yz') \quad [\text{De Morgan's law}]$$

$$= x' + (y+z) + (y'z')$$

⊗ IF $F(x, y, z) = x(yz' + yz)$

The dual of F is $F_d = (x + (y+z))(y+z)$

Dual of F

Interchanging multiplication - Addition

0's & 1's

→ It is denoted F_d

So, Complementing of $F_2 = x'(y+z)(y'+z')$

So, $F'(x, y, z) = x'(y+z)(y'+z')$

Standard Forms of expression

A sum of products (SOP) expression

Contains:-

→ Only OR (sum) operations at the "outermost" level.

→ Each term that is summed must be a product of literals.

$$F(x, y, z) = \cancel{x'(y+z)} y' + x y z' + x z$$

Advantage:-

It can be implemented using "Two-level circuit"


→ Literals and their complement in the "0'th" level.

→ AND gates at the first level.

Literal:- A Complemented or uncomplemented boolean variable.

a and \bar{a} are distinct literals. $\bar{a} + cd$ is not

→ A single OR gate at the second level.



Minterm

⇒ It is a special product of literals, in which each input variable appears exactly once. (Special product मध्यात अति Input exactly एकवार आता)

⇒ A function with n variables has 2^n minterms.

(*) A 3 variable function has $2^3 = 8$ minterms

000	001	010	011
$x'y'z'$	$x'y'z$	$x'yz'$	$x'yz$
m_0	m_1	m_2	m_3
100	101	110	111
$xy'z'$	$xy'z$	xyz'	xyz
m_4	m_5	m_6	m_7

000
001
010
011
100
101
110
111

Sum of minterms Form

⊛ Every function can be written as a sum of minterms, which is a special kind of sum of products form.

⊛ Sum of minterms form for any function is unique.

⊛

0 → 000
3 → 001
2 → 010
→ 011
110

$$F = xy'z' + xy'z + x'yz' + x'yz + xyz'$$

$$= m_0 + m_1 + m_2 + m_3 + m_6$$

$$= \sum m(0, 1, 2, 3, 6)$$

$$F' = xy'z' + xy'z + x'yz$$

$$= m_4 + m_5 + m_7$$

$$= \sum m(4, 5, 7)$$

The Dual Idea: products of sums

• A product of sums (POS) expression contains:-

→ Only (AND) (product) operations at the "outermost" level

→ Each term must be a sum of literals

$$F(x, y, z) = (x + y + z)(x + y + z')(x + z)$$

→ OR literals & other complements at the "0th level"

→ OR gate at the first level.

→ AND gate second level

Max-term

A 'maxterm' is a sum of literals, in which each input variable appears

exactly once or once

$\rightarrow 2^n \rightarrow$ maxterm in a function

$$2^3 = 8$$

$$x' + y' + z'$$

(m_0)

$$x' + y' + z$$

(m_1)

$$x' + y + z'$$

(m_2)

$$x' + y + z$$

(m_3)

$$x + y' + z'$$

(m_4)

$$x + y' + z$$

(m_5)

$$x + y + z'$$

(m_6)

$$x + y + z$$

(m_7)

Product of maxterms form

\Rightarrow Every function can be written as a unique product of maxterms.

x	y	z	$F(x, y, z)$	$F'(x, y, z)$
-----	-----	-----	--------------	---------------

0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1

(মতামত) $F(x, y, z) = (x+y+z)(x'+y'+z')(x''+y''+z'')$

$= M_4 M_5 M_7$

$= \Pi(4, 5, 7)$

$F'(x, y, z) = (x+y+z)(x+y+z')(x+y'+z)$

$= (x+y'+z')(x'+y'+z)$

$= M_0 M_1 M_2 M_3 M_6$

$= \Pi M(0, 1, 2, 3, 6)$

Minterms & Maxterms are related

Any minterm m_i is the complement of the corresponding maxterm M_i .

<u>Minterm</u>	<u>Shorthand</u>	<u>Maxterm</u>	<u>Shorthand</u>
$x'y'z'$	m_0	$x+y+z$	M_0
$x'y'z$	m_1	$x+y+z'$	M_1
$x'yz'$	m_2	$x+y+z$	M_2
$x'yz$	m_3	$x+y'+z'$	M_3
$xy'z'$	m_4	$x'+y+z$	M_4
$xy'z$	m_5	$x'+y+z'$	M_5
xyz'	m_6	$x'+y'+z$	M_6
xyz	m_7	$x'+y'+z'$	M_7

$m_4' = M_4$ because $(xy'z')' = x'+y+z$

Converting between standard form

we can convert a sum of minterms to a product of maxterms.

Before, $F = \sum m(0, 1, 2, 3, 6)$

$$F' = \sum m(4, 5, 7)$$
$$= m_4 + m_5 + m_7$$

Complementing $(F')' = (m_4 + m_5 + m_7)'$

$$F = m_4' m_5' m_7' \quad [\text{De Morgan}]$$

$$= M_4 M_5 M_7$$

$$= \prod M(4, 5, 7)$$

In general just replace the minterms with maxterms, using maxterm numbers that don't appear in the sum of minterms.

$$F = \sum m(0, 1, 2, 3, 6) = \prod M(4, 5, 7)$$

K-map

2 variable

$$2^2 = 4$$

x	y	F(x,y)
0	0	0
0	1	1
1	0	1
1	1	1

$$F = x'y + xy' + xy$$

$$= xy'(1+x) + xy$$

$$= xy' \cdot 1 + xy = xy' + xy$$

$$= (y+x)(y+y')$$

$$= x+y$$

	0	1
0	0	1
1	1	1

$$F = \sum m(1,2,3) = x+y$$

* Design a circuit which have 3 inputs
 Output will be high when maximum
 inputs ~~are~~ high.

⇒ Here 3 variables are: x, y, z

x	y	z	$F(x, y, z)$
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$x \backslash yz$	00	01	10	11
0	0	1	1	1
1	0	0	1	0

$$F(x, y, z) = (x+y+z)(x+y+z')(x+y+z)$$

④ 4 variables:-

$$2^4 = 16$$

w	x	y	z	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

w \ yz	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	1	0	0	1
10	1	1	1	1

চারটি 0 কে গ্রাফানু দিলে লুপ কমে শবে

	1	1	1	0	0
	0	1	0	0	1

01/03/2022

Basic Operations: - AND, OR, NOT

Boolean Algebra helps us simplify expressions, which can also be directly translated into a hardware circuit.

Karnaugh Map:

A graphical technique for simplifying an expression into a minimal sum of products (MSP)

Minterm:

A product term in which all the variables appear exactly once.

Maxterms:

A sum term in which all the variables appear exactly once. Either complemented or uncomplemented.

Review: Sum of Minterms

□ A Boolean Function can be represented

algebraically

$(x \quad y \quad z)$	\rightarrow	x	y	z	x	y	z	F
0 0 0	\rightarrow	0	0	0	0	0	0	0
0 0 1	\rightarrow	0	0	1	0	0	1	1
0 1 0	\rightarrow	0	1	0	0	1	0	0
0 1 1	\rightarrow	0	1	1	0	1	1	1
1 0 0	\rightarrow	1	0	0	1	0	0	0
1 0 1	\rightarrow	1	0	1	1	0	1	1
1 1 0	\rightarrow	1	1	0	1	1	0	0
1 1 1	\rightarrow	1	1	1	1	1	1	1

$$F = x'y'z' + x'y'z + x'yz + xyz$$

$$= m_0 + m_2 + m_5 + m_7$$

$$F(x, y, z) = \sum m(0, 2, 5, 7)$$

(Review: product of Maxterm)

x	y	z	F	\bar{F}
0	0	0	1	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	0

$$F = (x+y+z)(x+y+z')(x'+y+z)(x'+y'+z)$$

$$0 = M_1 \cdot M_3 \cdot M_4 \cdot M_6$$

$$F(x, y, z) = \sum m(0, 2, 3, 5, 6)$$

$$F(x, y, z) = \sum m(0, 2, 3, 5, 6)$$

Important properties of Minterm

→ 2^n minterms for n Boolean variables. These minterms can be evaluated from the binary numbers from 0 to $2^n - 1$.

$$\rightarrow F(x, y, z) = \sum m(0, 2, 5, 7)$$

$$F'(x, y, z) = \sum m(1, 3, 4, 6)$$

⇒ प्रत्येक मinterm का योगफल 2^n minterms को मिलाकर 2^n का योगफल प्राप्त होता है।

$$G(x, y) = \sum m(0, 1, 2, 3) = 1$$


⊗ When we

$(F, G, H, I, J, K, L, M, N, O) \text{ का } \sum = 7$; मinterms को मिलाकर

$(F, G, H, I, J, K, L, M, N, O) \text{ का } \sum = 7$; मinterms को मिलाकर

Sum of products

When we simplify a function in some form by reducing the number of literals in the terms, the simplified expression is said to be in Sum-of-products form



Sum of Minterm; $F = \sum m(0, 1, 2, 3, 4, 5, 7)$

Sum of products, $F = y' + x'yz + xyz$

Re-arranging The truth table


* A variable function has four possible minterms. we can re-arrange these minterms into a Karnaugh map.

$$0 = x' / y'$$

$$1 = x / y$$

x	y	minterm
0	0	$x' y'$
0	1	$x' y$
1	0	$x y'$
1	1	$x y$

		0	1
x	0	$x' y'$	$x' y$
	1	$x y'$	$x y$



K-Map Simplifications

⇒ Two-variable sum of minterms:

$$x'y' + x'y + xy' + xy$$

⇒

		y	
		y'	y
x	x'	x'y'	x'y
	x	xy'	xy

⇒ What happens if you simplify this expression using Boolean algebra?

$$x'y + x'y = x'(y' + y) \quad [\text{Distributive}]$$

$$= x' \cdot 1$$

$$= x'$$

x'	x	0
y'	y	1

3 variables Karnaugh map (S.O.V)

Inputs = x, y, z


		yz			
		00	01	11	10
x	0	$x'y'z'$	$x'yz$	$x'yz$	$x'yz'$
	1	$xy'z'$	xyz	xyz	xyz'

		yz			
		00	01	11	10
x	0	m_0	m_1	m_3	m_2
	1	m_4	m_5	m_7	m_6


$$\begin{aligned}
 &\Rightarrow x'y'z + x'yz \\
 &= x'z(y' + y) \\
 &= x'z \cdot 1 \\
 &= x'z
 \end{aligned}$$

$$\begin{aligned}
 &\Rightarrow x'y'z' + xy'z' + x'yz' + xyz' \\
 &= z'(x'y' + xy' + x'y + xy) \\
 &= z'(y'(x' + x) + y(x' + x)) \\
 &= z'(y' \cdot 1 + y \cdot 1) \\
 &= z'(y' + y) = z' \cdot 1 = z'
 \end{aligned}$$

Karnaugh Map



=> Equation: - $\bar{A}\bar{B} + \bar{A}B$



येथाने, just \bar{A} ही लेखले येथे Box Cover
 होऊ शकते. कारण \bar{A} हेच Answer 1 या K-map

होत अशाकरी पाठ्यात आहे

$$\bar{A}\bar{B} + \bar{A}B$$


$$= \bar{A}(\bar{B} + B)$$

$$= \bar{A} \cdot 1 = \bar{A}$$

K-map

Ex: - $AB + \bar{A}B = B$

$\bar{A}B = 1$	
$AB = 1$	



3 variable का कृति :-

	\bar{B}		B	
A'	$\bar{A}\bar{B}\bar{C}$ 000	$\bar{A}\bar{B}C$ 001=1	$\bar{A}B\bar{C}$ 011=3	$\bar{A}BC$ 010=2
A	$A\bar{B}\bar{C}$ 100=4	$A\bar{B}C$ 101=5	$AB\bar{C}$ 111=7	ABC 110=6
	\bar{C}		C	

Equation: - $ABC + A\bar{B}C + AB\bar{C} + \bar{A}BC$ (ये सब का OR)

=>

	\bar{B}		B	
A'	$\bar{A}\bar{B}\bar{C}$ 000	$\bar{A}\bar{B}C$ 001	$\bar{A}B\bar{C}$ 011	$\bar{A}BC$ 010
A	$A\bar{B}\bar{C}$ 100	$A\bar{B}C$ 101	$AB\bar{C}$ 111	ABC 110
	\bar{C}		C	



**KEEP
CALM
AND
GET READY FOR
FINAL EXAM!**

Final

Half Adder:-

Half Adder Circuit needs two binary input & two binary outputs.

If we arbitrarily assign symbols x & y to the two inputs and S (For sum) and C (For Carry) to the outputs.

<u>x</u>	<u>y</u>	<u>C</u>	<u>S</u>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Adder:-

The most basic arithmetic operation, no doubt,

is the addition of binary two binary digits.

This simple addition consists of four possible

elementary operations,

namely,

$$0+0=0,$$

$$0+1=1$$

$$1+0=1$$

$$1+1=10$$

$$s = x'y + xy'$$

$$c = xy$$

Here all three summations are ~~one~~ ^{having one} digit.

But 1+1 summation consists of two digits.

The higher significant bit of this result is called a carry.

The carry obtained from the addition of two bits is added to the next higher-order pair of significant bits.

A combinational circuit of two bits is called half adder.

And three bits (two significant bits and a previous carry) is a full adder.

Two half-adders can be employed to implement a full adder.

Circuit Design

6 steps

- 1 problem state
- 2 Inputs Number of available input variables and required output variables is determined
- 3 Assign variable name.
- 4 Truth Table
- 5 Simplified Boolean Function
- 6 Drawing of Logic circuit.

Full Adder

A Full adder circuit is a combinational circuit that forms the arithmetic sum of three input bits.

It consists of three inputs and two outputs.

X-OR Gate

Exceptional OR gate

~~odd~~ variable n , odd number $\rightarrow 1$ 210111 \rightarrow output 1

even number $\rightarrow 0$

$$C = xy$$

$$S = x'y + xy'$$

$$= x \oplus y \quad (\text{x-OR gate})$$

IC @ circuit = 7486 IC

$$AB + AC + AB$$

	00	01	11	10
A'0	0	0	1	0
A1	0	0	0	0

$$AB + AC + AB$$

Full Adder \rightarrow 3 variable

Truth Table 20 Function निर्देश:

A	B	C	S'
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$\begin{aligned}
 S &= A'B'C + A'Bc' + A^0B^1c' + ABC \\
 &= A'(B'C + Bc') + A(B'C + Bc) \\
 &= A'(B \oplus C) + A(B \odot C) \\
 &= A'(B \oplus C) + A(B \oplus C)' \\
 &= A'x + A \cdot x' \quad \text{Let } [B \oplus C = x] \\
 &= A \oplus x \\
 &= A \oplus B \oplus C \quad (\text{Ans})
 \end{aligned}$$

Subtractor

The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend & adding it to the ~~minuend~~ minuend.

Half-subtractor

A half-subtractor is a combinational circuit that subtracts two bits and produces their difference.

$x, y \rightarrow$ Two bit

If $x > y \rightarrow x=0, y=0 \rightarrow 0-0 \rightarrow 0$

$\rightarrow x=1, y=0 \rightarrow 1-0 \rightarrow 1$

$\rightarrow x=1, y=1 \rightarrow 1-1 \rightarrow 0$

If $x < y,$

$x=0, y=0 \rightarrow 0-0 \rightarrow 0$

$x=0, y=1 \rightarrow 0-1 \rightarrow$

(It is necessary to borrow a 1 from the next

higher stage adds 2 to the minuend bit.

x	y	B	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

~~0-1~~ 0-1

Adding 1 from next higher stage 1 (मध्यात)

1-0 का decimal value 21

So, $A=20, A-B=20-1=19$

$B=1, D=1$

Function:-

$$D = x'y + xy'$$

$$B = x'y$$

Function

	y z		
	00	01	11 10
x	0	1	1
1	1		1

$\rightarrow D$

$$D = x'y'z + x'yz' + xy'z + xyz$$

~~$$= x'y'z + x'yz' + xy'z + xyz$$

$$= x'(y'z + yz') + x(y'z + yz)$$

$$= x'(y \oplus z) + x(y \oplus z)$$

$$= (y \oplus z)(x' \oplus x)$$

$$= (y \oplus z) \cdot 1$$

$$= y \oplus z$$~~

Function

	y z		
	00	01	11 10
w	0	1	1
1	0	1	1

$\rightarrow B$

$$B = w'y + wy$$

$$= w'y/z + w'y'z' + w'yz' + wyz$$

$$= z'(w'y + wy) + w'y(z + z')$$

$$= z(w \oplus y) + w'y$$

$$B = w'z' + w'y + wyz$$

$$= 1 - 0 - 0$$


Encoder :-

Encoder → Binary to Convert करती


Decoder → Binary to Computer को

Language को मिलाता होता

Convert करती ।



Encoder এর Input 2^n হলে Output 2^n n মস্তফ




যদি ৪টা ইনপুট হলে $(2)^2$ ২টা ইনপুট Output

" ৪টা ইনপুট " $(2)^3$ ৩টা ইনপুট Output

Case-011-

Input, output এর মস্তফা অনুসারে encoder অনেক প্রকারে হতে পারে।



এখানে একবারে একটা key টাইপ করা যায়। এবং এই switch এর decimal value কে convert করে।



2×1
 4×2
 8×3
 16×4

Input

Output key
as decimal binary
value

D_0	D_1	D_2	D_3	x	y
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

Output


$$\text{So, } x = \bar{D}_0 \bar{D}_1 D_2 \bar{D}_3 + D_0 \bar{D}_1 \bar{D}_2 D_3$$

$$= D_2 + D_3$$

(1) वाकिफ़ुला के वाह देउदा शयछ कारन encoder
अ at a time एकर switch, press कर


$$\text{So, } y = D_1 + D_3$$

Input



8x3 encoder

2³ = 8 output = n



Input

Output


D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	0
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$x = \underline{D_4} + \underline{D_5} + \underline{D_6} + \underline{D_7}$$


$$y = D_2 + D_3 + D_6 + \underline{D_7}$$

$$z = D_1 + D_3 + D_5 + \underline{D_7}$$

$D_0 \quad D_1 \quad D_2 \quad D_3 \quad D_4 \quad D_5 \quad D_6 \quad D_7$



ଏହାର Input 8ଟି, Input Octal ୯ ଠାରୁ total 8 ଟି number । ଆଉ ଏହା ଏହାର octal number.



Decoder

Parity Encoder

মান করা মাত্র কোনো key-board এ,

(encoder - এ At a time একটি signal
মান) কিন্তু key board এ at a time

দুইটি key (pressed হলে বা দুই এর অধিক তখন
parity encoder use করা হয়।

Decoder:-

এটি encoder এর উল্টো। Main


কাজ হলে Binary কে Decimal এ

মানুষের উপযোগী signal হিসাবে পাঠায়



Decoder $n \rightarrow$ Input n - 2ⁿ - 2ⁿ 1

Output $\rightarrow 2^n - 2^n 1$



Truth Table:-


x	y	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = \bar{x} \cdot \bar{y}$$


$$D_1 = \bar{x} \cdot y$$

$$D_2 = x \cdot \bar{y}$$

$$D_3 = xy$$



3x8 Decoder



X	Y	Z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{x} \bar{y} \bar{z}$$

$$D_1 = \bar{x} \bar{y} z$$

$$D_2 = \bar{x} y \bar{z}$$

$$D_3 = \bar{x} y z$$


$$D_4 = x \bar{y} \bar{z}$$

$$D_5 = x \bar{y} z$$

$$D_6 = x y \bar{z}$$

$$D_7 = x y z$$


Multiplexer (It is a combinational circuit that selects data into for select data and output)



Multiplexer (It is a data selector)

It is a combinational circuit or binary info ko select करके मॉड्यूलर output represent करे।

☐ 4x1 Mux :- अज्ञात गत Mux का selector line बताये



Input का selector m बताये -

$$m = \log_2 n$$

$$= \log_2 4 = \log_2 2^2 = 2$$

अतः इस Mux का selector line

2 है।

5

S_1	S_0	$y = 100, 2 = 10$
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


S_1	S_0
0	0
0	1
1	0
1	1

$I_3 + I_2 = 6$

Types of Mux:

2:1, 4:1, 8:1, 16:1

Input
Output



Advantage: - ① Imp various circuit

② Reduce Number of wires

③ Reduce circuit

④ Reduce cost



Input value 0 1 1 0

Output value 0 1 1 0



$F = 1$ Input value 0 1 1 0

2:1 Mux - $n=2, m=1$

S	y
0	I_0
1	I_1

S	I_0	I_1	y
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	1

$$y = \bar{S}I_0 + SI_1$$




→
 જ્ય value 0 રહે Input 0 માટે દેખાશે તો ન
 બેન value 0 રહે.

E = 1 રહે Mux output show કરશે

E	y
0	0
1	1

4x1 Mux:-

Input 4 bits शून्य OUTPUT 1 bit



Select line:-

$$n = 4 \quad s = 2$$


$$s = 2$$

Truth table


~~Mux table~~

S	S ₀	y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

$$y = \bar{S} \bar{S}_0 \cdot I_0 + \bar{S} S_0 \cdot I_1 + S \bar{S}_0 \cdot I_2 + S S_0 \cdot I_3$$



\$C\$	\$F\$
0	0
1	1




\$E=0\$ शून्य जलन value 0

\$E \cdot S_1 \cdot S_0 + I_1 \cdot S_1 \cdot S_0 + I_2 \cdot S_1 \cdot S_0 + I_3 \cdot S_1 \cdot S_0\$

शून्य value आता

\$C\$	\$S\$	\$F\$
0	0	0
1	1	0
0	1	1
1	1	1

8x1 Multiplexer:-



$\log_2 2^n = \log_2 2^3 = 3$

Truth table

S_2	S_1	S_0	y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Minterm Function

$$y = S_2' S_1' S_0' I_0 + S_2' S_1' S_0 I_1 + S_2' S_1 S_0' I_2 + S_2' S_1 S_0 I_3 + S_2 S_1' S_0' I_4 + S_2 S_1' S_0 I_5 + S_2 S_1 S_0' I_6 + S_2 S_1 S_0 I_7$$

	I_0	I_1	I_2	I_3
S_2'	0	1	2	3
S_2	4	5	6	7

Mux table

Input शत select करत रल Multiplexer
 आउट Output ए तनतत connection ए मात
 एक demultiplexer वत रत।

सत कत selected sender शत selected
 receiver ए info पाततत Multiplexer use
 करत रत।


एक वत एकर input-र select करत मात।

Example:-

(a) $\bar{p}q + q\bar{r} + pqr$

$$D_y = \bar{s}_1 \bar{s}_0 I_0 + s_1' s_0 I_1 + s_1 s_0' I_2 + s_1 s_0 I_3$$

$$\Rightarrow \bar{p} \bar{q} I_0 + p' q I_1 + p q I_2 + p q I_3$$



ROM (Read Only Memory)

ROM is non volatile memory, so when power is OFF, so digital data of memory will stay stored in it. (Means the content of memory will stay stored).

ROM Structure:-

→ Decoder + programmable OR gates

→ AND gates (Fixed) + programmable OR gates

Size:-

$$= 2^x \times y$$

where $x =$ Number of Input

$y =$ Number of Output

Total Input = 8,

Total output = 4 then the size is,

$$x = 8$$

$$y = 4$$

$$\begin{aligned} \text{Size of ROM} &= 2^8 \times 4 = 256 \times 4 = 1024 \text{ bits} \\ &= (1024/8) \text{ bytes} = 128 \text{ bytes} \end{aligned}$$

Classification of ROM:-

PROM → programmable ROM

EPROM → Erasable programmable ROM (UV ray)

EEPROM → Electrically Erasable programmable ROM

Flash memory →

Mask ROM →

PROM! - Empty when it is made, we can store data only once. And can't change or delete data.

EPROM - we can erase data by UV rays
→ After that we can reprogram this memory.

EEPROM → we can erase data electrically many times, Efficiency of memory will decay with respect to erase.

Erase happens bit by bit

Flash Memory:-

→ Speed of erase is faster than that of EEPROM.

EEPROM

→ Data erase is done block by block.

Mask ROM:-

→ It is PROM only.

→ It is programmed by chip manufacturer.

→ This ROM is masked off chance during photograph.

PLD (programmable Logic Device)

(1) ROM (Read Only Memory)

First Stage

AND




OR

2nd Stage


PLD Structure

(2) ROM 2 - bit



Fixed → programmable

(3) PLA :-



(3) PAL :-

1	2	Program	Fixed	Program	3	4	A	5
0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	1
0	0	1	0	0	0	1	0	1
1	0	0	1	0	1	1	0	1
0	0	0	0	1	0	0	1	1
1	0	0	1	1	1	0	1	1
0	0	1	0	0	0	1	1	1
1	0	0	0	1	1	1	1	1

ROM:-

AND

Fixed



Means we are using a decoder

OR

Programmable

⊛ Design a combinational circuit using

ROM. Accept 3-bit number & outputs a binary number equal to the square of the input number.

32 16 8 4 2 1

	A	B	C	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁
0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	1
2	0	1	0	0	0	0	1	0	0
3	0	1	1	0	0	1	0	0	1
4	1	0	0	0	1	0	0	0	0
5	1	0	1	0	1	1	0	0	1
6	1	1	0	1	0	0	1	0	0
7	1	1	1	1	1	0	0	0	1

procedure

Square of maximum value of 3 bits are

$$(7)^2 = 49$$

Here max value is = 49

$2^1 / 2^2 / 2^3$, ~~$2^4 / 2^5$~~ Non of them are greater or equal to 49

But 2^6 is. So we have taken

6 bits here

⇒ Then we're doing square to decimal number upto seven as it is written in question.

Then we are just inserting binary value on the table.

⇒ After doing we need to decrease the number of OR gates, As B_2 all values are equal to zero.


Also B_1 is equal to c so we can directly take input from c .

procedure

=> After ~~draw~~ drawing the circuit we will have find out that in where OR gates ~~will~~ have '1' from truth table.

=> After this we have to check the truth table. Suppose I am ~~take~~ taking decimal number 4 as input or 3 as input we will have to check it. Like if the decimal value is 3. The input binary is 1 there in output, in 3 where there are connections will have 1 as output.

Circuit Drawing



Binary parallel adder (Binary Adder)

→ 2's complement

→ Counter & Div

→ BCD Adders

→ Encoders

→ Decoders

→ Multiplexers - Digital Multiplexers

→ Demultiplexers

→ Shift Registers

→ Registers

→ Memory

Ex-01

$$\sum (F(A,B,C,D)) = \sum (0, 1, 3, 4, 8, 9, 15)$$

Minterm


	A	B	C	D	F
0	0	0	0	0	\mathcal{I}_0
1	0	0	0	1	\mathcal{I}_1
2	0	0	1	0	\mathcal{I}_2
3	0	0	1	1	\mathcal{I}_3
4	0	1	0	0	\mathcal{I}_4
5	0	1	0	1	\mathcal{I}_5
6	0	1	1	0	\mathcal{I}_6
7	0	1	1	1	\mathcal{I}_7
8	1	0	0	0	\mathcal{I}_8
9	1	0	0	1	\mathcal{I}_9
10	1	0	1	0	\mathcal{I}_{10}
11	1	0	1	1	\mathcal{I}_{11}
12	1	1	0	0	\mathcal{I}_{12}
13	1	1	0	1	\mathcal{I}_{13}
14	1	1	1	0	\mathcal{I}_{14}
15	1	1	1	1	\mathcal{I}_{15}

Mux Table:-

$$2^4 \cdot 2^1 \cdot 2^3 = 2^8$$

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A'	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	1	1	0	A'	A'	0	0	A



⊗ Mux table ~~is~~ a table Input variable and value main table and output. In this 0 and 1 are prime and 1 and 2 are prime.



Programmable Logic Array (PLA)

AND

OR



$$F_1(A, B, C) = \sum (0, 1, 2, 4)$$


$$F_2(A, B, C) = \sum (0, 5, 6, 7)$$

Ex-01

Implement the following boolean function with PLA

$$F_1(A, B, C) = \sum (0, 1, 2, 4)$$

$$F_2(A, B, C) = \sum (0, 5, 6, 7)$$



$$F_1(A, B, C) = (A'B' + A'C' + B'C') \rightarrow \text{True value}$$

Compliment, (e.g) $F_1' = (AC + AB + BC)$

For F_2 , 0, 5, 6, 7

	BC	00	01	11	10
A		0	2	3	2
0		1	0	0	0
1		0	1	1	1

$$F_2(T) = (A'B'C' + AC + AB) \rightarrow (T)$$


$$F_2(C) = (A'C + A'B + A\bar{B}\bar{C})$$

we r using $F_1(C)$ & $F_2(T)$

Minterms	variables			outputs	
	A	B	C	F_1 (C)	F_2 (T)
AC	1	1	1	1	1
AB	1	1	0	1	1
BC	0	1	1	1	1
$A'B'C'$	0	0	0	0	0

$$F_2(C) = (A'B'C' + A'C + AB)$$

$$(A'B'C' + A'C + AB)$$



1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Cause F_1 (complement)

X-OR Gate works as an controlled inverter

NOT + AND
 $2^2 \times 2^2 = 2^4$
 NOT + AND
 NOT + AND
 $1 \times 1 = 1$

(minterm)	0	0
0	1	0
0	1	1
1	0	1
(minterm)	0	1


Flip Flop

- ① SR Flip-Flop
- ② JK Flip-Flop
- ③ D Flip-Flop
- ④ T Flip-Flop
- ⑤ Master-Slave Flip-Flop

SR FLIP-FLOP

Set-Reset Flip-Flop

SR Latch:-



Forbidden
24
AND 0 0
Q value
Same

S	R	Q	Q'
0	0	(Forbidden)	
0	1	1	0
1	1	1	0
1	0	0	1
1	1	0	1 (unchanged)

NAND Gate


I ₁	I ₂	Output
0	0	1
0	1	1
1	0	1
1	1	0

Output zero

NOT + AND

$$\frac{AND}{1 \cdot 1 = 1} \quad \frac{NOT}{\downarrow 0}$$

SR Flip-Flop:-



0 → 1
1 → 0


S	R	Clock	Q	Q'
0	0	↑	(unchanged)	
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	Indeterminate / Forbidden	

Set \bar{S} output value = 1


Reset " " " " = 0

Reset = 1 output = 0

Set = 0




J-K Flip Flop




$1 \cdot 1 \cdot 0 = 0$
 $0 \cdot 1 \cdot 0 = 0$
 $1 \cdot 1 \cdot 0 = 0$
 $0 \cdot 1 \cdot 0 = 0$

J	K	clk	Q	Q'
0	0	↑	[unchanged]	
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	Toggle	Toggle

↑ = Toggle




D-Flip-Flop:- (Data FlipFlop)



J	K	clk	Q	Q'
1	0	1	1	0
0	1	1	0	1

D	clk	Q	Q'
0	↑	0	1
1	↑	1	0

T-Flipflop:-



T	clk	Q	Q'
0		unchanged	
1		Toggle	

J	K	clk	Q	Q'
0	0	↑	unchanged	unchanged
1	1	↑	Q'	Q
		↓	Q	Q'
		↑	L	L

Counter

→ Counter સમૂહના સંખ્યા ગૂંથણ પાછું જાણે તેને તેના Modulus / Mod number કહેવાય.

n → સંખ્યાક Flip-Flop use કરવા થયે

જ્યાં 2^n " સંખ્યા ગૂંથણ પાછું જાણે"

Asynchronous Counter / Ripple Counter

→ Ripple up Counter :-

0, 1, 2, 3, ...

Ascending
order
of
count

→ Ripple Down Counter :-


7, 6, 5, 4, 3, 2, ... Descending order

સમૂહના સંખ્યા ગૂંથણ પાછું જાણે તેને તેના Modulus / Mod number કહેવાય.

સંખ્યાક સમૂહ (Flip-Flop) નો સંખ્યા ગૂંથણ પાછું જાણે તેને તેના Modulus / Mod number કહેવાય.

સંખ્યાક સમૂહ (Flip-Flop) નો સંખ્યા ગૂંથણ પાછું જાણે તેને તેના Modulus / Mod number કહેવાય.

Ripple up :- (Counter) 10



Q ₂	Q ₁	Q ₀
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Negative transition शून्य value change


Negative transition → Toggle करता

FlipFlop Active शून्य
 Toggle करता FlipFlop Active
 शून्य १ ० १ मान परिवर्तित

Ripple Down Counter

(Each Flip-Flop positive transition is Active state)

Q ₂	Q ₁	Q ₀
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0



⊗ Negative transition is Active state




When the clock input of the first flip-flop changes from high to low, the output of the first flip-flop changes from high to low.

Asynchronous Counter (propagation)

এখানে মধ্যম Toggle করে প্রথম flip-flop এর output হতে কোম্পাট বের অনেকসময় পিছরে Toggle করতে, আর এটা হলে propagation Delay

Synchronous Counter



$T = 1$ হলে Toggle করতে

$T = 0$ " " " না।

0-0 হলে Toggle

এখানে সবগুলো একই সাথে Toggle করতে।

কোন value ও একই " Change হয়। propagation Delay হয় না।

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

1000
 1001
 1010
 1011
 1100
 1101
 1110
 1111

0000
 0001
 0010
 0011
 0100
 0101
 0110
 0111
 1000
 1001
 1010
 1011
 1100
 1101
 1110
 1111

Sequential Circuit:-

Design sequential circuit having
1 input \rightarrow 1 output

\Rightarrow

State Diagram \rightarrow State Table \rightarrow State Reduction \rightarrow State Assignment


Implement circuit

Derive Circuit
Excitation table
From state table

Determine
No. of
Flip-Flop

(अर्थात्, मजबूत
state & शर्त
उत्पन्न, Flip-Flop
 $2^m = \text{No. of States}$
 $m = \text{Flip-Flop}$)

State Diagram:-



State Table:-

present state		Next State		output	
A	B	n=0 A B B	n=1 A B	n=0 y	n=1 y
0	0	0 0	0 0	0	1
0	1	1 1	0 1	0	0
1	0	0 0	1 0	0	0
1	1	1 1	1 1	1	0

10/10/19

Spring-2019

Magnitude Comparison:-

The comparison of two numbers is an operation that determines if one number is greater than, or equal to, the other number.

Suppose A & B two numbers that determines their relative magnitudes.

There are three variables that indicate

$$A > B, A = B, A < B$$

$$x_i = A_i B_i + A_i' B_i'$$

$AB + A'B'$

$$A = B \Rightarrow x_3 \cdot x_2 \cdot x_1 \cdot x_0$$

$$A > B \Rightarrow A_3 B_3' + x_3 A_2 B_2' + x_2 \cdot x_3 A_1 B_1' + x_3 \cdot x_2 \cdot x_1 \cdot A_0 B_0'$$


$$(A < B) = A_3' B_3 + x_3 A_2' B_2 + x_2 \cdot x_3 A_1' B_1 + x_3 \cdot x_2 \cdot x_1 \cdot A_0' B_0$$

spring-19

Two half adder & $n+y$

Q6

Full Adder with extra OR gate:-



spring-18

$$c = (xy' + x'y) \cdot z$$

* understand Combinational circuit:-

- perform various types of digital operation
- It is the combination of gates
- It has no memory
- Means the present output of the circuit is not depending on the previous output.

→ spring-19

SI-801992

(3) (a) parity bit :- bit which act like as a check on a set of binary values, calculated in such a way that the number of 1s in the set plus the parity bit should always be even.

Autum-18

3(a) The parity generator & parity checker's

main function is to detect errors in data transmission

The parity is nothing but number of 1's and there are two types of parity

bits they are even & odd bit. In

Odd parity the code must be in odd number.

For example:-

5-bit code 100011 → there are three ones so it is said to be odd parity.

parity generator:-

It is a combinational circuit at the transmitter. It takes an original message as input & generates the parity bit for that message ← the transmitter in this generator transmits message along with its parity bit.

3 (b)

3 bits Even parity:-

A	B	C	even p.
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

K-Map

		BC			
		00	01	11	10
A	0	0	1	0	1
A	1	1	0	1	0

$$F = AB'c' + A'B'c + A'bc' + ABc$$

~~$$= A(B'c' + Bc) + B(A'c' + Ac)$$~~

~~$$= A(B \oplus c) + B$$~~

~~$$= B'(Ac' + A'c) + B(A'c' + Ac)$$~~

~~$$= B'(A \oplus c) + B$$~~

~~$$= B'(A \oplus c) + B(\overline{A \oplus c})$$~~

~~$$= B'(A \oplus c) + B(\overline{A \oplus c})$$~~

~~$$= (A \oplus c)(B + B')$$~~



$$B'n + Bn' = B \oplus n$$

$$= B \oplus (A \oplus c)$$

(n+n)
B·1
n·n'

Odd parity :-

A	B	C	odd
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



$$F = A'B'c' + AB'c + A'Be + ABc'$$


$$= A(B'c + Bc') + A'(B'c' + Bc)$$

$$= A(B \oplus C) + A'(\overline{B \oplus C})$$

$$= A \oplus \overline{A} = \overline{A \oplus A} = \overline{A \oplus (B \oplus C)} = A \oplus B \oplus C$$


Binary parallel Adder

Digital function that produces the arithmetic sum of two binary numbers in parallel. Consists of Full adder



3 bit parallel Adder

Subtractor:



[THE END]

